

MENU**SEARCH****INDEX****DETAIL**

1/1

**JAPANESE PATENT OFFICE****PATENT ABSTRACTS OF JAPAN**

(11)Publication number: 11272557

(43)Date of publication of application: 08.10.1999

(51)Int.Cl.

G06F 12/08

G06F 12/08

(21)Application number: 11026643

(71)Applicant:

INTERNATL BUSINESS MACH CORP <IBM>

(22)Date of filing: 03.02.1999

(72)Inventor:

ARIMILLI RAVI KUMAR
DODSON JOHN STEVEN
LEWIS JERRY DON

(30)Priority


Priority number: 98 24306 Priority date: 17.02.1998 Priority country: US

(54) METHOD AND SYSTEM FOR MAINTAINING CACHE COHERENCE

(57)Abstract:

PROBLEM TO BE SOLVED: To avoid an unnecessary write operation to a system memory by maintaining cache coherence in a multiprocessor computer system through the use of a coherence state with tag.

SOLUTION: When a changed value is allocated to a cache line which is loaded most recently, a state with tag can be moved by crossing a cache in a horizontal direction. When a request is given for accessing to a block, related priority is given so that only a response having the highest priority is sent to a requesting processing unit. When a cache block is in a change state in one processor and a read operation is requested by the different processor, the first processor sends a change intervention response and a read processor can hold the data in a T state.



LEGAL STATUS

[Date of request for examination]

09.08.1999

[Date of sending the examiner's decision of rejection]

[Kind of final-disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998 Japanese Patent Office

MENU

SEARCH

INDEX

DETAIL